IC Design Projects: 65 nm Multiplier
Home | 65 nm Decoder | 65 nm Inverter | 65 nm Multiplier
RTL Schematic of "Unsigned 4x4 Array Multiplier" implemented in Verilog using Quartus
Place & route of "Unsigned 4x4 Array Multiplier" using standard cells from TSMC 65 nm using Synopsys Design
Compiler and Cadence Virtuoso
Phillip V. Do